An active rectifier in 6.78MHz resonant-coupling wireless power receivers for space-limited portable and wearable applications is presented. To improve the power efficiency and reduce the die area, a fully NMOS transistor-based active rectifier with a unified delay-locked loop (DLL) controller is proposed. The proposed rectifier has been implemented in a 0.35μm CMOS technology with a die area of 0.612mm 2 . The measured peak and minimum power efficiency within the power range of 80mw to 440mW are 91.8% and 69.6%, respectively.
Introduction
With the rapid growth of the mobile-phone industry, the commercialization of wireless power transfer (WPT) technology in mobile phones has been successfully adopted. Compared to the inductive-coupling WPT, the resonant-coupling WPT is a more attractive method, since it maintains high efficiency even the distance between the transmitter and the receiver is far more several meters [1] . However, since the specified portable and wearable devices may have space and cost limitations, the devices exploit a small rechargeable solid-state thin battery or coin cell battery [2, 3] , which has a lower charging current than the mobile phone battery. For example, the rechargeable lithium-ion coin cell battery of [3] has a maximum charging current of 35mA and a constant charging current of 17mA. While the demand for these charging portable and wearable devices increases, little research about WPT targeting such devices has been reported.
In this resonant-coupling WPT receiver as shown in Fig. 1 , the higher the AC-DC rectifier efficiency (η rectifier ) is, the higher the overall receiver efficiency (η receiver ) that can be achieved [4, 5] . The power loss reduction including current consumption by rectifier control circuits is required to enhance the rectifier power efficiency (η rectifier ), which is generally given as a ratio between input power and output power (P IN,rect /P OUT,rect =(V IN ·I IN )/(V RECT ·I RECT )), while employing the small rechargeable battery. In this letter, an 80mW to 440mW unified delay-locked loop (DLL)-controlled active rectifier with a compact die area of 0.612mm 2 is presented. Compared to the previously published works with two voltage-controlled delay lines (VCDLs) [6, 7] , the main contribution of this work is to reduce the power loss of the rectifier control circuits by reducing one VCDL with only two additional logic elements.
2 Proposed active rectifier 2.1 Rectifier topology and power loss in control circuits Due to the diode forward-biased voltage and the threshold voltage of the transistor, the conventional passive rectifier based on Schottky diodes has the voltage drop, which limits the power efficiency. To address this problem, the state-of-the-art resonant WPT receivers employ the active synchronous rectifier that replaced the diodes with the MOS transistors [4,5,6,7]. However, because of the bidirectional characteristic of the MOS transistor, it is crucial to ensure accurate switching without the reverse leakage current. In [5], the unbalanced-biased comparator with a non-zero finite DC offset is adapted to compensate the turn-off delay and minimize the reverse leakage current. Since the compensated delay is constant with the variable amplitude of the input AC voltage, if the input voltage is sufficiently low, reverse leakage current may occur. To solve the problem of the input AC voltage dependency, dynamic compensation with DLLs has been proposed [6, 7] . Compared with the PMOS cross-coupled and NMOS controlled active rectifiers [5,6], a fully NMOS transistor-based active rectifier [7] has higher voltage and current efficiency due to the low resistance of NMOS transistors. In addition, the fully NMOS integration of the rectifier still has an advantage in the hardware cost of the die area, which reduces the cost. For the requirement of the compact die area, this work exploits a fully NMOS transistor-based active rectifier. Fig. 2 shows the expected rectifier power loss under various load power conditions with a resonant frequency of 6.78MHz in a 0.35μm CMOS process. The controller loss is less than 3% under an output load condition of 280mW, but more than 10% under a light load condition of 68mW, which means that reducing the power consumption of the control circuits has a significant impact on the power efficiency of the rectifier in applications with power transfer from tens to hundreds of mA. 2.2 Proposed unified DLL-controlled active rectifier Compared to the previously published work of the fully NMOS transistor-based active rectifier with the shared DLL controller [7] , this work unifies the two shared DLLs to only one DLL as a rectifier controller. The impact of reducing the number of DLL delay circuits is quite significant to improve the power efficiency and reduce the die area for our specified space-limited portable and wearable applications. The power consumption of 29% or more and die area of 37% in the controller are achieved. For 80mW to 440mW power transfers to the specified battery, the maximum power efficiency improvement of 4% or more and the total chip area reduction of 16.4% are achieved.
The block and timing diagrams of the proposed active rectifier are illustrated in Fig. 3 . It consists of a fully NMOS rectifier core (M 1 ~ M 4 ), a unified DLL delay block and SR latches with level shifters and gate drivers. In order to unify a DLL delay block, we exploit a blue labeled MUX at the VCDL input and a blue labeled DEMUX at the VCDL output in Fig. 3(b) . The rectifier controller employs only one VCDL by adding the two logic elements. The rising edge detection pulse signal with the comparator output goes into SR latch block, and it makes the output of the SR latch to high. At the same time, with the help of the additional MUX and DEMUX, the corresponding SR latch reset signals V R1 and V R2 , which correspond to the rectifier input voltages V IN+ and V IN-, are generated from the integrated VCDL in the DLL delay block. Compared to the red dotted line operation of the DLL-less controller in Fig. 3(b) , this unified DLL controller eliminates the reverse leakage current that reduces the power efficiency by more than 10% [7] .
Experimental results
The prototype of the proposed rectifier has been implemented and fabricated with 0.35μm CMOS technology. The active die area without the I/O pads and coupling capacitors is 0.612mm 2 . The microphotograph and experimental setup are shown in Fig. 4 . To apply a fully differential input signal for the proposed rectifier evaluation, a commercial TX unit, which supports the AirFuel Alliance resonant charging standard, is used. A class-D DC-AC converter of the TX unit is used to transmit power to the coil. The two-coil resonance-based structure with series LC matching circuit of our previous work [8] is used. The coils have been fabricated on a printed circuit board (PCB) with a matching circuit. In addition, external 1μF capacitors are used in the output node of the rectifier. Fig. 5(a) shows the measured waveforms of the 6.78MHz differential rectifier input and DLL output under conditions with an available minimum TX power transmission. The phase difference between two signals is measured within 1ns, and the non-overlapping width is observed within 7.6ns. The measured waveforms of the rectifier input and output are shown in Fig. 5(b) for an output power of 100mW. 
Conclusion
To summarize this study, the performance comparisons with published works of the resonant-coupling WPT rectifier are listed in Table 1 . Compared to the published rectifier, the proposed unified DLL-controlled rectifier has an improved power efficiency of 69.6% or more with light load conditions and a small die area of 0.612mm 2 . Total power consumption in the unified DLL controller is 6.505mW, which is 23% less than previous work [7] . The chip size of the controller active area is decreased by 37%. This compact and power-efficient rectifier can be utilized in the resonant-coupling WPT charging circuit for space-limited portable and wearable devices. 
